Design lab update 5/09/06
It’s coming along very well now, with a few things to finalise, and just the program to get working. We missed the PCB design deadline (screw it) so we are definitely implementing our project on a veroboard, with a prepared draft for the PCB design to net us some extra marks.
I hate debugging :(
